Advanced Micro Devices - Moderated (AMD) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Advanced Micro Devices - Moderated (AMD)

AMD 223.44

+4.3%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: mas_ who wrote (252875)	6/5/2008 2:51:27 PM
From: Elmer Phud	Read Replies (1) of 275872

Sorry but the 4-11-39 cycles L1/L2/L3 is what it is, an inferior cache structure to Penryn's 3-15 L1/L2 up to 6MB. mas, I don't have all the facts but clearly neither do you. To think that you can fully understand the issue by simply tossing up numbers like 4-11-39 is rather presumptuous on your part. I find it hard to believe that Intel would introduce a new architecture with a worst cache scheme. It doesn't stand to reason. With the IMC it is clear that the average memory access, whether to SDRAM or one of the levels of cache will be greatly enhanced both in terms of latency and bandwidth. That's what really matters.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next