SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Cymer (CYMI)

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Robert Scott who wrote (6598)10/26/1997 11:15:00 AM
From: BillyG  Read Replies (1) of 25960
 
Maybe I'm off base with this but here goes. The .25 micron has to do with the wafer
thickness. The thinner the wafer, the more wafers that can be layered, the more circuits
that can therefore be put in chips. Cymer permits an even smaller, thinner etching in the
wafer that is required with the thinner wafer. Hence, the move to thinner wafers (.25
micron) will require thinner circuits which can be provided with Cymers lazers. The
margin efficiencies come from being able to put more power on the chips that
commands a higher price which costs a fraction more to produce.


Sorry Robert, .25 micron does not result in thinner wafers. It refers to the size of the patterns that can be created on the wafers. Creative try, though. :-)

The cost for processing a wafer through a certain number of steps is essentially a fixed cost/wafer. With smaller features such as .25 micron, you can pack more chip dies on a wafer, resulting in a lower cost per die. The smaller die is sold at the same price as the larger one, resulting in higher margins.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext