SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : ASML Holding NV
ASML 1,359+2.1%Jan 16 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: niek who wrote (1672)4/22/2009 3:48:15 PM
From: niek  Read Replies (2) of 43097
 
IMEC makes working 22-nm SRAM cells with EUV litho

Peter Clarke
EE Times Europe
(04/22/2009 3:25 PM EDT)

LONDON — Research institute IMEC (Leuven, Belgium) has presented what it claims is the world's first functional 22-nm CMOS SRAM cells made using EUV lithography. The SRAM cells are made with FinFETs and have both the contact and metal-1 layer printed using a full-field extreme ultraviolet (EUV) alpha demo tool from ASML.

The ultra-small circuit structures were made using Applied Material's most advanced deposition systems. These results were presented during IMECs core partner review week, which was attended — despite the economical downturn — by 250 experts representing IMEC's industrial partners in its CMOS scaling program.

IMEC works with Intel, Micron, Panasonic, Samsung, TSMC, Elpida, Hynix, Powerchip, Infineon, NXP, Qualcomm, Sony and STMicroelectronics

The SRAM cell has an area of 0.099 square microns, representing a 47 percent area scaling compared to the 0.186 square microns of IMEC's 32-nm cell reported last year. For the front-end-of-line process, IMEC used its high-k/metal-gate FinFET platform. The FinFETs consist of hafnium dioxide as dielectric and titanium-nitride as metal gate and nickel-platinum silicide for the source/drain. The minimum active FIN pitch is 90nm. The FinFET layers were printed using ASML's 1900i immersion lithography tools. The metallization of the contact holes was realized using Applied Materials most advanced contact processing modules for inter-layer barrier Ti and TiN before tungsten fill and chemical mechanical polishing.

Compared to the 32-nm cell, where only the contact holes were printed with the EUV tool, IMEC now used ASML's alpha demo tool (ADT) to pattern both the contact with a size of approximately 45-nm and metal-1 layers (60-nm width and 46-nm spaces). The single patterning approach strengthens the case for EUV as a cost-effective lithography solution, according to IMEC.

"Our successful fabrication of 22-nm SRAM cells with EUV is an important milestone, both for the development of 22-nm processes, and for the roadmap of EUV lithography," said Luc Van den Hove, chief operating officer at IMEC, in a statement.

"This SRAM cell integration shows that EUV photo process technology is making excellent progress as a cost-effective single patterning approach. We believe that EUV remains a candidate for use in the later stages of the 22-nm technology."

Van den hove added: "Key to the success of our research is the presence at IMEC of leading tool suppliers allowing us to use the most advanced tools, the collaborative research of our staff and the on-site residents from IDMs, foundries, equipment and material suppliers, and the support and funding of the EC program PULLNANO. With such concerted collaborations, the semiconductor industry is able to keep innovating and to follow Moore's momentum."
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext