AMD:News, Press Releases and Information Only! Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only!

AMD 210.78

-4.8%

Dec 12 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Petz who wrote (1910)	11/3/1997 9:10:00 PM
From: Paul Engel	Read Replies (1) of 6843

Petz - Re: " AMD K6-3D and K6-3D+ will avoid this entirely with internal L2 cache -- and a smaller die size to boot." AMD's die size is going UP! I think they mentioned the K6 3D going from 68 sq. mm (K6) to 81 sq. mm at 9.1 million transistors (K6 3D), on the 0.25 micron process. This increase in die size will decrease yields - which, as you know, are not AMD's long suit. The K7 was described as having 21 million transistors - so that may easily double the die size to 162 sq. mm - back to what the K6 is today on a 0.35 micron process. And doubling the die size will reduce yields by as much as a factor of 4. Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next