SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Investor A who wrote (25528)11/5/1997 11:11:00 PM
From: Elmer  Read Replies (2) of 1578677
 
FuchiWu-RayW-Sherlie-InvestorA,

<In the following report, the OEM quoted that the performance difference between the L2 cacheless and cache PII could be less than ten percent. With Intel inferior memory architectures, do you believe that it is a correct statement?>

It's nice to see that you are having a lucid moment. You were able
to ask a rational question. Ask your nurse to maintain this dosage
level and electro-shock frequency. She's there to help you.

If these numbers are correct, you may have to come to grips with
the fact that the socket7 memory subsystem is really the one that is
years inferior, in fact it is years out of date. You should be able to
read up on it when your eye heals. Remember, a fork can be dangerous.
Ask your nurse for assistance. She's there to help you.

Your pal,

Elmer
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News