SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bill Jackson who wrote (25781)11/10/1997 5:29:00 PM
From: Petz  Read Replies (3) of 1579256
 
Bill, re:<at 500 MHZ will the socket 7 keep up?>

With existing socket 7 and no L2 cache "on-chip" you don't get linear performance increase past about 266 MHz. So an AMD K6-300 will be only marginally faster than a K6-266, unless its running at a 75 MHz bus speed, just as the P2-300 is only slightly faster than the P2-266.

Once L2 cache is on the chip (K6-3D), socket 7 will be OK up to 350 MHz with a 66 MHz bus and 500 MHz with a 100 MHz bus.(K6-3D+) Nobody (Intel included) is supposed to have anything past 350 until 2nd half of '98.

Beyond 500MHz (AMD K7, Intel Katmai 1999), you need something like the advanced DEC Alpha bus along with the new Samsung double speed SDRAM or Rambus RDRAM or competitor's equivalent.

Ali, do you agree with these numbers?

BTW, if AMD doesn't have L2 cache on-chip or 100 MHz bus before July, '98, they will have the 3D instruction set as their competitive edge. I've read confilicting info as to whether or not the K6-3D will have the on-chip L2 cache.

Petz
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News