Xilinx (XLNX) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Xilinx (XLNX)

XLNX 194.92

0.0%

Feb 14 4:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: sacrqb who wrote (1562)	11/25/1997 11:16:00 AM
From: All Mtn Ski	Read Replies (1) of 3291

To All: Exemplar Logic, the industry's #1 supplier of logic synthesis software for Programmable Logic Devices (PLDs), today announced support for Xilinx's new Virtex device family. Exemplar's F.A.S.T. Technology is used to provide Virtex support for counter and RAM inference from RTL, Modgen, Schematic Viewing and post place and route static timing analysis. This new technology takes advantage of Virtex's fast local CLB routing channels. "Our well established relationship with Exemplar demonstrates a long history of cooperation to deliver high performance solutions to our mutual customer bases. Exemplar's focus on powerful FPGA tools will accelerate customer's success with Virtex," stated Wim Roelandts, Xilinx President and Chief Executive Officer. He concluded, "The Virtex devices share much in common with gate arrays including many of the same design challenges. Features developed in Leonardo for ASICs such as full support for setting timing constraints and performing timing optimization, will now become important functionality for designing these large FPGAs." (PR Newswire 09:01 AM ET 11/25/97) For the full text story, see infobeat.com

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next