SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 48.32-0.8%Jan 15 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: mauser96 who wrote (41037)11/25/1997 6:19:00 PM
From: Ali Chen  Read Replies (2) of 186894
 
Lucius, <Rambus is a higher speed interface superimposed on a DRAM core,>

Your assessment of that post is correct, and the guy who posted is right.

The RAMBUS is essentially the 4 pieces of regular DRAM, 64-bit-wide internally; then all 8 bytes get demultiplexed into a 8+1-bit external bus.

To get the full advertized bandwidth from this interleaving, the access must be done to the same page, otherwise the bank conflict occurs, with corresponding penalty due to initial latency. This latency remains the same as for regular DRAM since the basics remains the same.

Paul Endel has a bit superficial knowledge on this subject, and only recently has learned about page modes in contemporary DRAMs.

Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext