AMD:News, Press Releases and Information Only! Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only!

AMD 217.53

+1.5%

Nov 28 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: greg nus who wrote (2715)	12/5/1997 2:11:00 PM
From: Petz	Read Replies (1) of 6843

greg, PMFJI, but Paul Engel on the Intel thread used a "burdened" cost of $2000 per 8" (200mm) wafer. I think only $900 of this is the actual wafer cost. (BTW, don't think AMD is using 12" yet.) This includes all the variable costs of production such as labor, chemicals, disposal costs, etc, but not the fixed costs like depreciation which don't vary with output. Costs for a 5-layer process like AMD's are probably proportionately higher, so $2500 per wafer would be safe. An 8" wafer has 31400 mm sq area, probably 10% wasted on edges = 28260 useable area. Here are die sizes: K6 (0.35 um): 162 mm sq (174 candidates, probably less -- more waste on edges) K6 (0.25 um): 68 mm sq (415 candidates) K6-3D (0.25 um): 81 mm sq (348 candidates) Make it Better Petz

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next