SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : CYRIX / NSM
NSM 18.270.0%Jul 31 5:00 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Scumbria who wrote (22049)12/15/1997 3:27:00 AM
From: FJB  Read Replies (2) of 33344
 
RE:So you are suggesting that clock speed is proportional to die size?

Are you nuts? Where did I say that? Let me make this clear.

You said:
1. Increasing the die size of the CPU impacts clock speed. Floor planning and routing become less efficient. Clock skews increase. The pad ring requires longer routes. All global wiring potentially requires longer routes. Power consumption is increased. All of these factors cause the CPU to run at a lower clock speed.

Fact is:
The PII at 203mmý has the highest clock speed of any x86 part.

Got it?

BTW, the MXi is as real as the nowhere to be found Winchip. Can you imagine the pricing on the Winchip when and if it hits the market?

Bob

PS I heard Intel is going to buy IDT on April 1, 1998. Heh, heh, heh.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News