CYRIX / NSM Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM

NSM 18.27

0.0%

Jul 31 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Craig Freeman who wrote (22156)	12/18/1997 11:50:00 PM
From: Joe NYC	Read Replies (1) of 33344

Craig, Conclusion: The PII absolutely requires the 512K internal cache to obtain any reasonable level of performance. The most Intel will do will be to decrease the cache size but not eliminate it. There were numerous stories about this chip. Here is the first one I came across: techweb.com In late 1998, Intel plans a low-end PII chip without an on-board cache, which will make it slow-running but inexpensive-priced at about $100 for systems less than $1,000, sources said. I think they are also planning to have P-II chips with internal, on chip L2 later. Both of these chips, BTW, completely contradict anything Intel said about Slot 1 vs. Socket 7. Both of these chips would run as fast in Socket 7 system. Joe

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next