AMD:News, Press Releases and Information Only! Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only!

AMD 217.54

+1.5%

Nov 28 12:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Elmer who wrote (3898)	1/16/1998 1:57:00 PM
From: Petz	Read Replies (1) of 6843

Elmer, re:<The P6 generation chipsets have no concept of cache> Then why does removing the L2 cache make the LX/BX chipsets incompatible? Please refresh me on what transactions are handled by the frontside/backside busses. Petz

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next