SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : AMD:News, Press Releases and Information Only!
AMD 219.83+1.1%3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Robert Walter who wrote (4001)1/22/1998 1:43:00 AM
From: Paul Engel  Read Replies (2) of 6843
 
Robert - Re: 100 MHz Bus Speed/L2 Cache

Intel will be using the 100 MHz 440 BX chip set with the Deschutes (0.25 micron) version of the Pentium II.

The Deschutes can be equipped with an L2 cache running at either 1/2 the Deschutes clock speed or the same 1x (full) clock speed as the Deschutes.

Thus, when the 350/400 Mhz Deschutes is introduced with the 440 BX, the system clock will run at 100 MHz and the internal L2 cache will be accessed at 350 MHz or 400 MHz for the 1x configuration.

I think this L2 access (350/400 MHz) will be faster than a 100 MHz L2 cache on a socket 7 CPU.

Paul
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News