AMD:News, Press Releases and Information Only! Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only!

AMD 215.72

-1.9%

2:18 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Adrian Wu who wrote (4019)	1/22/1998 11:07:00 PM
From: Paul Engel	Read Replies (3) of 6843

Adrian - Re:"The Deschutes with full speed L2 is not for Slot 1, but for Slot 2. " No - I think the full speed L2 cache will be available in both slot configurations. Re: ". We don't even know what chipset will be used with Slot 2 yet." You don't know - but I do. It's the 450 NX (Orion 2). Now we both know. Re: "is the stopgap chip until the Merced arrives. " Get serious. Intel will have the Deschutes, Mendocino (Deschutes + L2 cache on the CPU silicon), Katmai (Deschutes with 70 new MMX instructions) and Willamette - all in the IA-32 roadmap - separate from the Merced. Re: "Until the K6+3D arrives with a full speed L2 cache." We are all waiting. I'm sure AMD would love to crank that one out. If their 0.25 micron process tops out at 266/300 MHz, they may be in a world of hurt - independent of their inability to make their Kx's in high yield/volume. AMD offers lots of promises. Eventually they need to ship results. Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next