AMD:News, Press Releases and Information Only! Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only!

AMD 215.18

-2.1%

Dec 2 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Paul Engel who wrote (4023)	1/22/1998 11:58:00 PM
From: Kevin K. Spurway	Read Replies (2) of 6843

Re: "No - I think the full speed L2 cache will be available in both slot configurations." Paul, maybe you didn't read the article you posted right above the post I'm quoting. The last paragraph seems pretty definitive to me: exchange2000.com Pentium II Processor Design Enhancements Robert Colwell Microprocessor Forum "However, these fullspeed caches require fullspeed electricals. The other piece of Slot 1, I forgot tell you it runs at half speed to the cache, and that's another reason why the cache chips don't cost as much. But for the servers you want to run them at full speed. For server workloads it makes a big difference."

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next