SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (28076)1/23/1998 5:50:00 PM
From: Tony Viola  Read Replies (3) of 1574491
 
Paul, re: "Perhaps someone else on this thread can add some insight into the test difficulties with newer
CPU chips?"

I've gotten away from test in the last few years, but last I looked, Teradyne, based in Boston, and Advantest (Japan) were keeping up pretty well with VLSI testing. As you mentioned, BIST has become a necessity. IBM's version is JTAG, and at Amdahl we used "Net Verify" on a recent VLSI based product. In net verify, you use scan to get to a particular gate or latch input, then you clock or pulse it (through scan) and then look for the appropriate gate or latch output to "wiggle". This way, you break down testing even millions of gates worth of logic to millions of different "mini-tests". Keeps the testers (particularly the software!) relatively simple.

It worked good!

Tony
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext