SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 39.80-1.9%10:13 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Barry A. Watzman who wrote (46465)1/26/1998 7:52:00 PM
From: Paul Engel  Read Replies (1) of 186894
 
Barry - Re: "I thought that this chip had the cache running at full processor speed."

The Deschutes (0.25 micron Pentium II) can use EITHER a half-CPU speed L2 cache or a FULL-CPU speed L2 cache. The pin-out of the silicon chip allows for both.

Intel has chosen to introduce the Pentium II/Slot 1 333 MHz version with a half speed cache.

To use a full speed L2 cache, at 333 MHz, an SRAM with 3 nanosecond cycle time is required. Intel has designed and is making such a device but it looks like they are "saving it" for the 350/400 MHz Deschutes devices. Commercial SRAM devices are used for the half-speed cache - and these are cheaper and readily available.

I was expecting the 350/400 MHz Deschutes to be introduced with the 100 MHz 440 BX chip set and the full speed cache in the Slot 1 package. However, several people have contradicted that and indicate that the full speed cache will only be used in the Slot 2 implimentations of the Deschutes.

Paul
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News