SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : IDTI - Dark Horse For '96 ?
IDTI 48.990.0%Mar 29 5:00 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: David Dickter who wrote (818)3/6/1996 9:35:00 AM
From: Marshall   of 1139
 
David: As you probably know "they" have already done it, although
it is actually a separate die that is included in the same package. This die
is 256K and adds about a half watt of added heat to the package. With
heat dissipation already strained in these high-speed chips it would be hard
for them to add much more, and any good high-end desktop or server should have
at least 1MB of level II cache by popular opinion. This is mainly why they only
put 256K in the packages, and although early in configuration one can add more
cache to these as level III. The math-coprocessor became integrated in the actual
CPU die with the first "DX" chips. Coprocessors can easily be built with the same
silicon processes, but I believe that SRAM on the same die is another story due to
the mask steps involved.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News