SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : WDC, NAND, NVM, enterprise storage systems, etc.
SNDK 175.53-0.5%9:30 AM EDT

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Sam who wrote (4795)8/15/2025 2:39:02 PM
From: Elroy   of 4817
 
Sandisk and SK hynix join forces to standardize High Bandwidth Flash memory

Hmmmm.

Does High bandwidth flash memory (whatever that is) require a controller?

--

High bandwidth flash memory, such as SanDisk’s High Bandwidth Flash (HBF), requires a controller. These memory solutions are designed to enable fast, parallel access to multiple high-capacity 3D NAND arrays, providing both high bandwidth and large capacity. To manage this complexity, HBF stacks multiple flash core dies on top of a logic die, and that logic die must act as a controller to simultaneously access and coordinate data flow from multiple dies. This controller handles the large number of concurrent data streams needed to achieve the high bandwidth offered by the technology, which is significantly more complex than a typical SSD controller.

In general, all flash memory storage—whether standard or high-bandwidth—relies on a controller to manage data access, error correction, wear leveling, and communication with the host device. In the case of specialized high bandwidth memory technologies, such as HBM (High Bandwidth Memory) or high bandwidth flash, a sophisticated dedicated memory controller is essential to fully utilize their performance. Thus, yes, high bandwidth flash memory requires a controller, and in advanced implementations like HBF, this controller is a critical component designed to handle parallel, high-speed access across multiple flash arrays.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext