SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : ASML Holding NV
ASML 1,030-3.5%Nov 4 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
From: BeenRetired10/15/2025 10:43:38 AM
  Read Replies (1) of 42317
 
TSMC 14A may require quad pattern NXE driving up ASML sales.

Why 14A Needs More Than Double Patterning

TSMC’s decision to stick with NXE tools (0.33 NA EUV) for 14A means it must push conventional EUV to its limits. To achieve the tighter pitches and higher density of 14A, TSMC is expected to use:
  • Triple or even quadruple patterning on certain layers
  • Advanced mask shaping and photoresist tuning
  • AI-driven inspection and defect mitigation
This approach increases mask count, process steps, and fab cycle time, which partially offsets the savings from not using ASML’s EXE:5000 High-NA EUV tools


TSMC avoids EXE for 14A due to cost and complexity, but the extra NXE steps mean diminishing returns in fab efficiency.

Strategic Implication
  • TSMC is betting on process optimization over litho innovation for 14A.
  • Intel, by contrast, plans to use High-NA EUV for 14A and 18A, potentially gaining a yield and cost edge in advanced nodes.
If you're modeling fab capex or mask cost scaling, TSMC’s 14A node is a fascinating case of pushing legacy EUV to its physical and economic limits. Want help comparing mask counts or pellicle strategies between NXE and EXE? I can break that down next.

To match the output of one EXE (High-NA EUV) tool at 14A, TSMC would likely need 2 to 3 NXE (Low-NA EUV) tools—depending on layer complexity and throughput targets.

NXE vs EXE Tool Count at 14A

Lithography Throughput Comparison
  • NXE (0.33 NA EUV):
    • Resolution: ~13nm
    • Requires double to quadruple patterning for 14A
    • Throughput: ~150 wafers/hour (with single patterning); drops with multi-patterning
  • EXE (0.55 NA High-NA EUV):
  • Resolution: ~8nm
  • Achieves target dimensions with single or double patterning
  • Throughput: ~100 wafers/hour (early estimates), but fewer exposures per layer
Estimated Tool Ratio
  • For critical layers at 14A:
    • 1 EXE tool can replace 2–3 NXE tools, depending on:
    • Layer complexity
    • Mask count
    • Exposure field size
    • Pellicle use and defect mitigation
  • Why not use EXE?
  • TSMC estimates 2.5× higher mask cost with High-NA EUV due to smaller exposure field and more stitching.
  • NXE tools are cheaper (~$175M vs ~$385M) and more mature.
Strategic Tradeoff
  • TSMC is accepting higher NXE tool count and patterning complexity to avoid EXE’s cost and integration challenges.
  • Intel, by contrast, is embracing EXE for 14A, aiming for lower mask count and better yield.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext