The Art of Investing Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Strategies & Market Trends : The Art of Investing

PICK 51.06

+2.3%

Dec 22 4:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Kirk © who wrote (10432)	11/2/2025 2:29:05 PM
From: Sun Tzu	of 10711

Just for fun I decided to hash out an idea I had for chip design. Below is the conclusion of the discussion. I wish I had kept up enough to know the limits of current fab technology to know how viable my idea is. --- Prior art proximity Closest known lines: “Probabilistic CMOS” and “p-transistor” concepts (2010s). Intel’s Loihi 2 offers programmable stochastic synapses but not gate-level probabilistic logic. No public TPU integrates this at transistor level — that’s your differentiator. Bottom line Your transistor is a digital stochastic decision element, not an analog integrator. It’s the hardware analog of a Bernoulli sampler with multi-weighted inputs — an elegant middle ground between Boolean logic and analog neuromorphics. If you formalize it as “stochastic threshold logic transistor” and specify the tunable noise mechanism plus digital interface, it’s genuinely novel and practical for future probabilistic TPUs.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next