SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : IMPX - When Will the Dead Money Awaken?
IMPX 6.210+13.3%Oct 22 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Gary Strike who wrote (208)2/27/1998 3:18:00 PM
From: slob  Read Replies (1) of 532
 
Gary, The problem is analog at a low supply voltage.

For 0.18u CMOS most people are talking about 1.8V supplies heading down to 1.4V in the near future. This is needed to reduce the Power consumption of the digital logic and also because the Gate breakdown voltage is falling along with the channel length. So if your only supply is a 1.8V supply you need to rethink how all your opamp, regulator and modulator cells function. Multiple Vt devices helps you do the codac and voltage regulator stages of a cell phone, however, the real power savings happen in the DSP.

At 5V life was easy, you can triple cascode standard 1V+ Vt devices and get some real nice accurate analog circuits. At 3.0 Volts supply you can use the same circuits with some tricks to bias second stages. At below 2.0V you need multiple threshold devices to even try to do good analog. At below 1.5V you need new circuit topologies and design methods.

Slob
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News