SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Microcap & Penny Stocks : Patriot Scientific - PTSC
PTSC 0.5890.0%Jan 15 4:00 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: BEACHCOMBER who wrote (4495)3/12/1998 10:56:00 PM
From: Urlman  Read Replies (1) of 8581
 
RISC CPU
Our fast RISC CPU microprocessors are based on the MIPS architecture. MIPS Technologies, Inc. designs and licenses the MIPS RISC microprocessor family that is used in computer systems, consumer electronics and embedded control applications. The MIPS processor technology is available on the open market from six semiconductor partners: Integrated Device Technology, Inc., LSI Logic Corporation, NEC Corporation, NKK Corporation, Philips Semiconductors, Quantum Effect Design, Inc., and Toshiba Corporation. These partners participate in the design and development of MIPS processors and software and then produce, market, sell and support the processors. MIPS itself does not fabricate or sell products.

I wonder when we will have the ability to imbed graphics in our posts?
www-europe.sgi.com

SOURCE:
www-europe.sgi.com

vMicroprocessor without Interlocked Pipeline Stages

<processor> (MIPS) A project at Stanford University intended to simplify processor design by eliminating hardware interlocks between the five pipeline stages. This means that only single execution cycle instructions can access the thirty two 32 bit general registers, so that the compiler can schedule them to avoid conflicts. This also means that LOAD/STORE and branch instructions have a one-cycle delay to account for. However, because of the importance of multiply and divide instructions, a special HI/LO pair of multiply/divide registers exist which do have hardware interlocks, since these take several cycles to execute and complicate instruction scheduling.

The project eventually lead to the commercial MIPS R2000 processor.

(09 Feb 1995) realtime-info.be
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext