SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Apple Inc.
AAPL 259.35+0.1%Jan 9 9:30 AM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Bill Jackson who wrote (9575)3/17/1998 8:26:00 AM
From: Phillip C. Lee  Read Replies (3) of 213182
 
Bill,

Do you really know how cache really works? Nobody could write a
program to have less cache hits in PII chip than in G3. Besides,
cache is not the only factor to determine the final score. The
efficiency of the coordination between CPU, memory and cache will
be a bigger factor for benchmark. The reason for lower cache hits
in PII is not totally program-dependent, instead, it is the
inefficiency of how PII chips handle each execution piece code (e.g.
ld - load) sent from memory and CPU. There is no 100% cache hits in
any condition in any platform. My conclusion is the queuing theory
has been better taken in G3 than PII, that causes higher cache hits
in G3 in randomly selected programs.

Phil
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News