SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 36.78+2.7%Nov 26 3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Barry A. Watzman who wrote (50689)3/18/1998 6:16:00 PM
From: Tony Viola  Read Replies (2) of 186894
 
Barry, Re: "What will be the difference between a current PII and Mendocino, since it will have cache also ?"

Cache size. The second Celeron processor, Mendocino, available 2H98, will have up to 256K L2 cache resident on the processor, aka "on-die". By comparison, "full strength" PII's, when slot 2 is out, will have 512K to 2MB L2 cache sizes. I don't know what is available for slot 1 PII's right now. Also 512K mininum? See this Intel page for more info:

developer.intel.com

Tony

p.s., for those making "celery" jokes, if you look at the roadmap/targeted products for the different PII's, a little less than half way down the above URL'd page, you shouldn't be laughing much longer. Of course, fools (not you, Barry) can laugh at any and all the wrong times.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext