SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Xpiderman who wrote (30113)3/23/1998 7:30:00 PM
From: Investor A  Read Replies (1) of 1575514
 
Xy Zhao,

Don't believe what all you read!

When K6+3D (32K L1 + 256K L2) coupling with 2MB L3 cache on VIA MVP3 100Mhz board, it would have far superior architecture and performance over Intel SLOT1 or SLOT2. SLOT A is just a smoke from AMD. With 3 levels of cache, K6+3D will be faster than PII on the same clock speed.

You have to pray day and night that AMD fails. Otherwise, you might wake up and find INTC at low 20s in the morning.

It is the time to clear your INTC position and run away from it for good!!
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext