SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : IDTI - Dark Horse For '96 ?
IDTI 48.990.0%Mar 29 5:00 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
From: Norrin Radd3/18/1996 2:52:00 PM
   of 1139
 
newbie & everyone, "Fusion Memory" announced by the horse...go horsie!
DRAM-based "Fusion Memory" joins the memory wars

SANTA CLARA, Calif. -- Integrated Device Technology Inc. is opening an entirely new front in the memory wars with the
introduction of Fusion Memory--a DRAM-based memory technology with SRAM-like speed and near-DRAM density and
cost. The company will use the new memory technology in low-cost SRAM replacements, in specialty memory products and
for embedded memory in CPUs and communications products.

"Basically what we have done is to provide the performance and ease of use of a conventional four-transistor SRAM cell,
but with the density of DRAM," said director of marketing Stewart Sando. "The technology is flexible--it allows us to make
sure we hit the application's performance target first, then bring the cost down to the levels only possible with a
single-transistor DRAM cell."

Sando explained that the technological basis of Fusion Memory was the work IDT has done in cooperation with MoSys Inc.
IDT is the original foundry for the MoSys multibank DRAM.

"We use a very conventional single-transistor, stacked-capacitor DRAM cell," he said. "That allows us to use a standard
4-Mbit, four-poly, two-metal process. But instead of putting the cells in one or two huge arrays, we put down a lot of small
arrays on the die. The size of each array is determined by the timing requirements: we keep the bit lines short enough and the
sense amps fast enough to meet whatever speed requirements the application imposes."

These small arrays are then assembled and controlled so that they appear to behave as a single SRAM-like device.
RAS/CAS timing and refresh are essentially hidden from the outside of the chip.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News