Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 48.32

-0.8%

3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Jeff Fox who wrote (51673)	3/31/1998 2:15:00 PM
From: Tony Viola	Read Replies (1) of 186894

Jeff, >>"The chip project "Mendicino" is doing just this - adding 256KB L2 cache. This is 1/2 the cache size of the PII cartridges. This cache will be integrated with the processor on a single die and will be presumably much cheaper overall than the PII cartridge with discrete SRAM chips."<< Are you sure that the L2 cache for Mendocino will be on the same die as the processor? The other alternative is to put it on the cartridge, as with current PII's. Then, how is it possible to make it so much cheaper than the real PII? You are probably right; the reason I wasn't sure is that a PII, and 256K of L2 sounds like too much for one die. Anyone else? Thanks, Tony

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next