SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 35.53-1.1%Nov 14 9:30 AM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Maxwell who wrote (52051)4/4/1998 9:48:00 AM
From: Kirk ©  Read Replies (2) of 186894
 
Thanks for the clarification, Maxwell. What does "your numbers" translate to in "defects per sq cm"? Quick calculations of 5 defects per layer times 20 layers with maybe half doubling up gives me 5x20x0.5=50 defects. [1-50defective dice / 115 die/wafer](x100%) = 57% which is close to your numbers, thus reasonable. It seems to fit a model for the industry norm if I go out and look for a foundry to build a chip we design at my day job.

My understanding was that Intel was much better than the industry norm at making good clean rooms and keeping their machinery from causing defects and thus they have lowered this number from 5 defects per layer to something much to the envy of AMD (and others). I guess you are saying Intel isn't that much better than the industry norm?

regards
Kirk out
suite101.com
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext