CYRIX / NSM Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM

NSM 18.27

0.0%

Jul 31 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Jim McMannis who wrote (25792)	4/8/1998 10:45:00 PM
From: Steve Porter	Read Replies (2) of 33344

Jim, The beauty of the PR rating is this: While it takes Intel an extra 60+Mhz for a 5% system performance increase, Cyrix can achieve the same with a mere 20Mhz.. The other advantage of doing more in one clock cycle as opposed to many clock cycles is this: You spend fewer cycles (as a %) waiting on memory and more (again as a %) doing actual work. That's the reason why Cyrix chips perform so well, and it may well be a model for the future (witness Intel's Merced, it tries to do TONS in one cycle, as opposed to screaming around at 800Mhz). If you think about it Cyrix's 6x86MX has the MOST efficient CPU core in the HISTORY of computing. My logic and math shows that if the 6x86MX core had a backside L2 running at .5 the core clock (like the PII) a 300Mhz 6x86MX (on 100Mhz bus) would perform on par with at LEAST a 400MHZ PII. My only wish is that Cyrix/NSM bring in the enhanced FPU. I don't care about 3d instructions that much.. just give the MX an arcitecturally equivalent FPU to the PII (that is 2 pipes, and pipelined).. it would be at least 40% faster at the same clock rate. I wish Halla would call me up and ask me how a Computer Nerd would like things done ;-) Steve Cyrix/NSM RUle!

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next