CYRIX / NSM Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM

NSM 18.27

0.0%

Jul 31 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Joe NYC who wrote (25794)	4/8/1998 10:58:00 PM
From: Steve Porter	Read Replies (1) of 33344

Joe, The ideal thing would be to have a CPU that does a lot every cycle AND high clock speed. Merced will apparently have both. Nope.. sorry.. but the ram speeds that are currently available won't allow that.. it's that simple.. even with RBusDram the big penalty comes for the first byte clock hit.. with the BEST Sdram interface it is 3 bus cycles.. if I go to ram for an add (integer) I have the following happen: 3xclock multiplier fetch ram (on pentium 233 that equals ~10.5 cycles) 1 clock do the math.. If Intel really wanted to make money, they should get into 1 ns DRAM.. they wouldn't even need to make CPUs anymore.. everyone and their uncle would need 1ns DRAm (or want it anyway) and Intel could patent the process.. With 1ns Dram and a 200Mhz bus speed, a 200mhz P55C with ZERO L2 cache (wouldn't need it) would out perform anything current available.. (and a Cyrix chip under the same circumstances would be even faster). Steve Cyrix/NSM Rule!

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next