Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 35.53

-1.1%

Nov 14 9:30 AM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Paul Engel who wrote (52531)	4/9/1998 3:38:00 AM
From: Yousef	Read Replies (2) of 186894

Paul, Re: "albert - What do you know about these problems at AMD?" I was intested in a couple of statments from the link: techweb.com "The problems experienced in the 0.35-micron generation would not be repeated in future 0.25-micron production, he said. A particular mask step in AMD's 0.35-micron CS34EX process was "unpredictable," according to Sanders. Since that step was restricted to the 0.35-micron equipment, the new 0.25 lines do not replicate that variable, and thus have more predictable yields." My guess is that the "unpredictable" operation was gate lithography. This was probably being done with I-line technology that was difficult for AMD to control and get consistent speed yield. At .25um, AMD has surely gone to DUV lithography which should give better linewidth control. BTW, Intel started using DUV lithography at the gate level in their .35um process. Regards, Yousef

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next