SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Petz who wrote (32058)4/20/1998 10:54:00 PM
From: Elmer  Read Replies (1) of 1578420
 
<I've read that the Intel Deschutes die (0.25 Pentium II)
is 131 mm^2. The Intel Mendocino indeed will be a large chip at a
minimum of 185 mm^2, if they can add the L2 memory as
small as AMD, but perhaps you know the correct number.>

I don't but obviously it will be large. What I would like to know is why Intel doesn't do local interconnect. As I understand it, this is where AMD gets such a small die size. For some reason Intel chooses to forgo this option, at a cost of considerable die size. Possible explanations could be faster fab throughput, higher yields or ? I don't think it's because Intel lacks the capability. Anyone else know?

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News