Intel Corporation (INTC) Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Intel Corporation (INTC)

INTC 39.50

-3.1%

Dec 11 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Jeff Fox who wrote (55029)	5/3/1998 12:48:00 AM
From: Paul Engel	Read Replies (3) of 186894

Jeff - Re: " IF your putting more cache on the same chip then why L2? - Why not just a larger L1" The L1 cache controller is designed to cache 32 K Bytes. This would have to be redesigned and the chip "split apart" to drop in the extra SRAM cells to enlarge the L1 cache. From an implementation strategy, it is simpler to just "bolt" the extra cache on to the end of the CPU chip and run the appropriate address/data lines from the on-chip L2 cache controller (already on the CPU). Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next