Exponential Technology Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : Exponential Technology

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Kristen Clark Cozad who wrote (6)	11/9/1996 7:32:00 AM
From: Scott D.	of 30

I found no mention of X704. Anything can be cooled, but then fan noise and power consumption become an issue. The August 26, 1996 Microprocessor Report contains a two page article that mentions G3/G4. I need a scanner... G3: Bigger L1 caches are expected. Essentially the same core is expected. Maybe a separate L2 bus. Could look like a 32-bit 620 with big caches. Shrink to .25 in late '97 could produce 333 MHz or better. No MMX equivalent. G4: All new core to compete with Intel/HP Merced. Initially .25 @ 400MHz. Shrink to .18 for 500MHz. Possible instruction set extensions. "Up to 50 million" transistors on roadmap. This would be used for mega L1, or jumbo internal L1/L2. 2K: A small team starting from scratch. New instruction set. Binary compatibility. Project looks similar to Intel/HP Merced, but two or three years later. No big shift of power from Intel is expected. The goal seems to be to keep up with Intel's performance.

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next