SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Brian Hutcheson who wrote (32463)5/5/1998 11:09:00 PM
From: Investor A  Read Replies (1) of 1572338
 
Brian,

Do you think if it is possible that Jerry Sander would put a backside L2 cache daughtboard between socket 7 and K6-2 to boost K6-2-300 performance to PII-400 level?

exchange2000.com

Coupled with 100Mhz 1MB/2MB L3 cache on socket 7 board, K6-2 and M II on super 7 would be the choices for power users.
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext