AMD:News, Press Releases and Information Only! Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : AMD:News, Press Releases and Information Only!

AMD 217.54

+1.6%

12:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Ed Sammons who wrote (6131)	5/13/1998 10:22:00 PM
From: Elmer	Read Replies (1) of 6843

<I was astounded by the quoted price differential of PII Xeon w/ 2MB cache (400MHz-$2700, 450MHz-$4500). Looks like server manufacturers will be well rewarded by making multi-CPU (400MHz-2MB or 450MHz-512KB) boxes and clusters as well as moving to less CPU intensive I/O architectures. > That is the idea. The very large L2 caches allow lots of processors to share a bus without too much bus traffic. Clusters would not be effective with caches less than 1 meg as the bus would saturate at around 4 processors. The 1 & 2 meg L2 versions would be of almost no added value on a desktop system, but I'm sure you realized this. rgs, EP

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next