SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : AMD:News, Press Releases and Information Only!
AMD 221.42-0.1%Dec 10 3:59 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Pravin Kamdar who wrote (6303)5/23/1998 4:34:00 PM
From: Elmer  Read Replies (1) of 6843
 
< but also utilize a frontside L3 cache. Doesn't the Alpha bus use this type of bus technology? Any comments on potential performance? This could be a killer chip in 2H '98.>

The chipset could certainly support this, but so could a PII if Intel wanted to do it. It's not really a bus technology. Don't expect this to be a very cost effective solution though. If it was, Intel would be doing it with their chipsets.

EP
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News