SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Intel Corporation (INTC)
INTC 40.03-1.3%3:59 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (57608)6/9/1998 10:05:00 AM
From: Steve Porter  Read Replies (1) of 186894
 
Paul,

As long as we are guessing about Willamette here's my take.

Willamette will have the MMX-2 instructions plus an add on set of instructions that will be taken from IA-64. (if you will an extension of MMX-2.. albeit a little different).

Willamette will probably have 256K of L2 cache on board and work using an L3 cache setup (what would be considered L2 today)... kinda like the Alpha does.

Willamette will run at about 600Mhz at about 1.2v. Willamette will support upto 16 processors off the shelf. Willamette will be slot compatible with Merced and will be the "in-between chip". Bu a Willamette now and upgrade only the CPUs and software to Merced next year.

Steve
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext