Formerly About Applied Materials Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Politics : Formerly About Applied Materials

AMAT 317.97

-2.8%

Jan 20 3:59 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Clarksterh who wrote (20755)	6/24/1998 6:53:00 PM
From: FJB	Read Replies (2) of 70976

Clark, FWIW, the P55C was 128mm&#178 on Intel's 0.35 process and the PII measures in at 131mm&#178 on their 0.25 process. These are the actual die sizes. Celeron and PII have the same core, so no difference in size there. Intel will be the sole manufacturer of the full-speed SRAM that will be packaged with its Xeon processors(from 512K to 2MB). Later in the year, they are adding 128K of L2 cache to the PII die creating Mendocino, which will be a low-priced high-volume part. I'm not sure what the die size penalty will be for adding the 128K cache. Bob

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next