SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Jim Patterson who wrote (33612)6/28/1998 10:59:00 PM
From: Time Traveler  Read Replies (1) of 1571686
 
Jim, how come you are not sure what to make of it? It is not even close.

P-II/350 runs:

- CPU to L1 cache at 350MHz
- L1 cache to L2 cache at 175MHz
- L2 cache to memory at 100MHz (440BX chipset) even at the same time if L1 - L2 link is busy

P-II/400 runs:

- CPU to L1 cache at 400MHz
- L1 cache to L2 cache at 200MHz
- L2 cache to memory at 100MHz (440BX chipset) even at the same time if L1 - L2 link is busy

K6-2/300 runs:

- CPU to L1 cache at 300MHz
- L1 cache to L2 cache at 100MHz
- L2 cache to memory at 100MHz but not at the same time if L1 - L2 link is busy

However, there is a bright side of K6-2. This CPU has a superior MMX unit that allows some certain games to run more appeasingly to eyes of an all-star gamer like Maxwell. On the other hand, P-II still has a superior FPU than the K6-2.

Now, are you still not sure?

Time Traveler
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext