SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Tony Viola who wrote (34467)7/14/1998 2:51:00 PM
From: Jim McMannis  Read Replies (2) of 1576184
 
Tony,
RE: "Am I missing something here? Doesn't the 165 mmý of
Mendocino real estate include L2 cache of 128 KB, which, for PII,
or any other æP has to be on other chips or on another die, a'la
PPro? So, overall CPU design, including L2, is only one chip for
Menocino, vs. several for PII or any other æP. Advantage,
Mendocino! Correct me if I'm wrong. Thanks."

Tony, you are not wrong. The 128 L2 is in the die. That saves money...why else would they make this chip vs the Pentium II.


But, the die is still 165mm2. Intel has to apply the same markup, using .25 wafer for a cache.

When you add the L2 to the motherboard it becomes lost in the cost of a motherboard. For some reasom it dissappears. Hummm.
It's not really fair to compare the Mendocino and the L2 cacheless K6-2. The K6-3 with 256k L2 in the die would be a better comparison.
It's die size will be 117mm2 and I hear it will be faster than the Mendocino.

Jim
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News