CYRIX / NSM Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM

NSM 18.27

0.0%

Jul 31 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Scumbria who wrote (28384)	7/18/1998 5:54:00 PM
From: Steve Porter	Read Replies (2) of 33344

Scumbria & ALL: A while back we were talking about memory latency and everything, well here is Cyrix's answer to your question: cyrix.com Grab the file from Winhec 98.. it shows in brief: (you really have to read the whole thing to get these numbers) Method: Average Latency (at 400Mhz) (L1 32K, L2 256K on chip ) .368 core clocks (L1, L2 and Dram controller in .211 core clocks CPU??? help me out with the read on this one, no actual L1 mention) I'm a little thrown by the last one, which on page 14/17. I figured it out.. the second number is 256K L2 on chip and Dram Controller on chip (i.e. CPU does all Northbridge stuff) Steve

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next