SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : Rambus (RMBS) - Eagle or Penguin
RMBS 90.22-4.7%3:13 PM EST

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: REH who wrote (5838)7/23/1998 5:05:00 PM
From: Joseph  Read Replies (1) of 93625
 
REH, improving bandwidth can hide latency. Latency is a big problem only when all memory accesses are random. Then, the cache is of no use, and all accesses are delayed by the time it takes to get data from the memory. However, if the accesses are very regular, the hit ratio is very high. In this situation, filling the cache fast becomes the most important issue, thereby necessitating high memory bandwidth. In many compute-intensive jobs, regular access patterns are common, and an RDRAM will help significantly in this regard.

Joseph
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext