CYRIX / NSM Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM

NSM 18.27

0.0%

Jul 31 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Scumbria who wrote (28558)	7/28/1998 8:03:00 PM
From: Steve Porter	Read Replies (3) of 33344

Scumbria, What is wrong with the following scenario happening: Add a "pre-decode" unit which peeks into the instructions and scans for those which will need data not in the cache and go and get it. Sure it adds more silicon, but 90% of the work would be duplication and minor modifactions of the current decode units. I mean let's face it, when people start talking about creating huge L2 caches on the die, it is hardly too much silicon to ask for a partial decode unit, especially when it would DRAMATICALLY improve performance. Just think, if you could have a 2-3 clock cycle head start on fetching data from RAM! Steve

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next