CYRIX / NSM Message Board

STOCKTALK

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor. We ask that you disable ad blocking while on Silicon Investor in the best interests of our community. If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.

Technology Stocks : CYRIX / NSM

NSM 18.27

0.0%

Jul 31 5:00 PM EST

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next

To: Scumbria who wrote (28558)	7/29/1998 1:22:00 AM
From: Paul Engel	Read Replies (1) of 33344

Scumbria - Re: " It is not possible in the x86 architecture to generate that address without beginning execution of the instruction. " Correction. The original 8086 had a 6 byte instruction pre-fetch queue. The BUS INTERFACE UNIT generates the addresses and loads up to 6 bytes into the queue IN ADVANCE (there were no caches back in those days) - and the execution unit could load instructions from the queue. The 8088 had only a 4 byte instruction pre-fetch queue. Paul

Report TOU Violation

Share This Post

Public Reply Prvt Reply Mark as Last Read File

Previous 10 Next 10 Previous Next