SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : CYRIX / NSM
NSM 18.270.0%Jul 31 5:00 PM EST
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Paul Engel who wrote (28580)7/29/1998 2:19:00 AM
From: Scumbria  Read Replies (2) of 33344
 
Correction.

The original 8086 had a 6 byte instruction pre-fetch queue. The BUS INTERFACE UNIT generates the addresses and loads up to 6 bytes into the queue IN ADVANCE

Paul,

The 8086 used a sixteen bit offset from the segment register to generate the address. The processor was serialized and had no hazards.

Perhaps we should discuss modern pipelined x86 processors with large address spaces and paging?

I believe that the abacus also had some lookahead capability.

Scumbria
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2026 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News