SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Politics : Formerly About Advanced Micro Devices

 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: Jim McMannis who wrote (35287)7/30/1998 11:08:00 PM
From: Paul Engel  Read Replies (3) of 1573333
 
McMannis - re: " What do I think of the delay? Assuming there is one..."

The K6-3 isn't working right. AMD must know it will take 6 or more months to understand the extent of the problems, make corrections and turn new silicon and then re-verify the silicon before they are ready to ship.

Clearly, this is comparable to Intel's Merced slip - which was, as you recall, only 6 months - from mid/late 1999 to early 2000.

But the K6-3 was just a K6-2 with extra L2 SRAM and a new L2 cache controller.

Looks like that was too much for AMD to bite off at one time and get it right.

Re: "Since when is the Mendocino competition for the K6-3 anyway?"

It is competition for the K6-3 because Mendocino may outperform - or at least match - a K6-2. That leaves AMD without a more powerful chip. Hence, AMD will have to sell their high end K6-2's at a 25% discount to Intel's Mendocino.

The result will be LOWER ASP's for AMD's high end chip.

By the way - Intel's DIXON - a Pentium II with a 256 K L2 SRAM cache on-chip - worked on first silicon. When the K6-3 IS INTRODUCED, Intel will already have a superior chip.

The net result is that Intel will continue to ratchet down AMD''s ASPs, making it ever harder to make a profit.

Paul
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext