SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Microcap & Penny Stocks : IMES
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: icecreambug who wrote (1756)8/4/1998 6:13:00 PM
From: Frank   of 1901
 
If you are assuming that the patent refers to a single target
instruction set instead of multiple, selectable instruction set
then I suggest that Glen Henry did this work in the 1986-1987
timeframe for a project called L86 inside IBM. This architecture
is the Centaur/IDTI C6 in its present incarnation. The AMD K5
used an internal RISC architecture with a hardware decoder, as
does the Pentium. In any case, there appears to be a real problem
with the date of the first art. The M6000, in this case, used
a similar top level scheme, with oddities in logic partitioning
for implementation. To me it appears that there was lots of
prior art known to 'practitioners of the art' in patentese.

Frank
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News