SI
SI
discoversearch

We've detected that you're using an ad content blocking browser plug-in or feature. Ads provide a critical source of revenue to the continued operation of Silicon Investor.  We ask that you disable ad blocking while on Silicon Investor in the best interests of our community.  If you are not using an ad blocker but are still receiving this message, make sure your browser's tracking protection is set to the 'standard' level.
Technology Stocks : LTX Corp. (LTXX)
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  
To: ATELifer who wrote (1333)8/7/1998 9:41:00 AM
From: Mike Botham  Read Replies (1) of 2126
 
Al,
Right off the top of my head, I can't give you the exact trade-off in the frequency versus capability of a digital pin on Catalyst. The vector rate of the sequencer is 100Mhz. This can be raised, at the pin to 400Mhz through a number of different trade-offs. The usual assumption is that the pin is comprimised when this happens. In reality, pins on the device under test never need full capability. Most pins are either input or output. Full I/O pins don't need to run at 400Mhz. Not all pins need a full set of formats.

For each vector address generated by the sequencer, a fixed set of data is generated for each pin. This data can be used to vary formats, edge sets, or simply represent 4 vectors worth of pin data.

These trade-offs have been made in digital testers for as long as I can remember. In the end, it's what is delivered at the DUT that counts not how you do it. It sounds to me as if Fusion is a 500Mhz machine compared with Catalyst's 400Mhz.

Mike Botham
Report TOU ViolationShare This Post
 Public ReplyPrvt ReplyMark as Last ReadFilePrevious 10Next 10PreviousNext  

HomeMailHotSubjectMarksPeopleMarksKeepersSettings
Terms Of UseContact UsCopyright/IP PolicyPrivacy PolicyAbout UsFAQAdvertise on SI
© 2025 Knight Sac Media.  Data provided by Twelve Data, Alpha Vantage, and CityFALCON News